



CAD Lab Cadence Silicon Encounter Tutorial

Institute of Microelectronic Systems Karlstrasse 15, 64283 Germany

Faizal A. Samman faizalas@mes.tu-darmstadt.de

Christopher Spies cspies@mes.tu-darmstadt.de

Prof. Dr. Dr. h.c. mult. M. Glesner



Cadence Silicon Encounter & Basic Steps

File Preparation

- The verilog structural code file obtained from Synopsys tool
- Modify the structural verilog file by adding IO pad cells.
- Create IO Assignment file

Place & Route

- Floorplanning
- Create Power Ring
- Cell Area and IO Place
- Global Route

Verify and Save

- Verifiy the design result
- •Save design in GDSII file

Cadence Silicon Encounter

- A tool to create the circuit layout of the digital circuit automatically using Standard-Cell technology.
- Staggered IO Pad Cell names using UMC standard-cell technology:
 - VVDD = Power pad.
 - VVSS = Ground pad.
 - C3I40 = Input Pad.
 - C3O10 = Output Pad.
 - C18C32 = Clock Pad.
- Inline IO Pad Cell names using UMC standard-cell technology:
 - WVVDD = Power pad.
 - WVVSS = Ground pad.
 - WC3I40 = Input Pad.
 - WC3O10 = Output Pad.
 - WC18C32 = Clock Pad.



Modify the file by adding IO Pad with Staggered IO









File Preparation: create IO Assignment file

File name e.g., mux_4to1_4bit.io

Versi	ion: 2	
Pad:	NE_CORNER	NE
Pad:	NW CORNER	NW
Pad:	SE_CORNER	SE
Pad:	SW_CORNER	SW
Pad:	VDD	Ν
Pad:	VSS	Ν
Pad:	олт_о	Ν
Pad:	OUT_1	Ν
Pad:	OUT_2	Ν
Pad:	олт_з	Ν
L .		_
Pad:	INO_O	S
Pad:	INO_1	S
Pad:	1N0_2	S
Pad:	1N0_3	S
Pad:	INI_0	S
Pad:	101_1	5
Dad.	TNI 2	\/
Pau: Dad	TN1 3	W
Pad.	TN2 0	W
Pad	TN2 1	W
Pad	IN2 2	W
Pad:	IN2 3	W
Pad:	IN3_0	Е
Pad:	IN3_1	Е
Pad:	IN3_2	Е
Pad:	IN3_3	Е
Pad:	CON_0	Е
Pad:	CON_1	Е
1		



Starting Cadence Silicon Encounter

- Create a working directory
 - mkdir cad
 - cd cad
- Start the environment
 - module load cadence/umc_180
 - 🗧 encounter 💊

		Terminal		
	<u>F</u> ile <u>E</u> dit ⊻iew <u>T</u> erminal Ta <u>b</u> s <u>H</u> e	lp		
SimIf/2006.06-SP1(default) md		module-cvs		
	assembler/assembler(default)	module-info		
	bcc/1.0.30(default)	modules		
	cadence/umc 130	null		
	cadence/umc 180	primepower/2006.06-SP1(default)		
	cadence/umc 90	primetime/2006.06-SP2		
	css/2003.03-SP2(default)	primetime/2007.12-SP1(default)		
	dot	raphael/2004.06(default)		
	eclipse/3.3(default)	seamless/5.0(default)		
ise/tcad lib/ams_c35_3.3v_v3.50 lib/ams_csx_3.3v_v3.20 lib/ams_s35_3.3v_v3.50 lib/ams_v3.40_csx_3.3V(default) lib/ums_v3.40_csx_3.3V(default)		sentaurus/2005.10-SP1(default)		
		sim/scirocco2002.06-6		
		sim/scirocco2002.12.2(default)		
		sim/vcs7.0.2		
		syn/2006.06-SP2		
		syn/2007.03-SP4(default)		
	lib/umc13typ	synplify/3.4(default)		
	lib/umc18	systemc/2.0.1(default)		
	lib/umc25_v2002	use.own		
	matlab/13.1	vcs-mx/2006.06		
matlab/14.1(default)		xilinx/6.1i		
	matlab/14.3	xilinx/6.2i(default)		
	modelsim/5.7g	xilinx/8.2i		
	modelsim/5.8a	xilinxEDK/8.2		
	<u>asterix</u> :~≻			

				En	counter - ,	/home/f	iaizalas	s/cad						
	<u>D</u> esign	<u>E</u> dit	Synthesis	Partitio <u>n</u>	<u>F</u> loorplan	Po <u>w</u> er	Place	<u>C</u> lock	<u>R</u> oute	Timing	<u>S</u> I	Verif	y To	oļs
	\square		Q Q P	い記		▶ 🛛 '				Desi	gn is:	Not in M	emor	у
Ì	\	<u>م</u>	3 N # L	⊒IXI⊐,				 			٩	ll Colors		
l								-		=		_		
										_			/ S	_
										Mo	dule			А
										Bla	ICK BOX			
										re Gu	ide			
										Ob	struct	Ē	10	
										Re	gion			
										Sc	reen	📃 📕		
										Ins	tance			
										Ne	t			
										SM	let 			
										Pir	-		in.	
										Bu	l er	- 66		
											Congest		1	
										н	Congest			
										Tea	<t< th=""><th></th><th>1</th><th></th></t<>		1	
										Re	I. FPlan			
										Vie	ld Cell		1	
										Vie	ld Map		1	
														H
										4	Attribute	s ∖	alue	
						(
					6	3	(0.110,	-0.1	19)				





Design Import: Verilog Netlist File

Design Import	Klik Design > Design Import
Basic Advanced	Kirk Design > Design import
Verilog Netlist: Files: umcl18g212d3_1.0/silicon_ensemble/umcl18g212t3_floo Top Cell: Auto Assign By User: mux_4to1_4bit_PAD Timing Libraries: Min Timing Libraries: Common Timing Libraries: LEF Files: umcl18g212d3_1.0/silicon_ensemble/header_4lm_5.4.lef ur Timing Constraint File: umcl18g212d3_1.0/tif/umcl18g212t3_to_180V_25C_4.3_st IO Assignment File: mux_4to1_4bit.io	 Verilog Netlist files that must be import are: Standard-cell floorplan file: "umcl18g212t3_floorplan.v" IO-Pad cell floorplan file: "umcl18g350t3_floorplan.v" (INLINE IO PAD) Your structural file with IO pad: "mux 4to1 4bit PAD.v"
<u>OK</u> <u>Save</u> Load	
Notlict Files	Klik to view
Netlist File: umcl18g212d3_1.0/Inline_IO_Lib/UMCL18G350D3_1.1/silicon_e Add - Netlist Selection Netlist Files Filter: Filter: I18g212d3_1.0/Inline_IO_L	.ib/UMCL18G350D3_1.1/silicon_ensemble/*.v*
umcl18g212d3_1.0/Inline_IO_Lib/UMCL18G350D3_1.1/silicon_ensextble/umcl18g VERILOG/mux_4to1_4bit_PAD2.v Klik to add Netlist file Delete	350t3_floorplan.v
Gose	MES



Design Import: LEF Files

Design Import Basic Advanced Verilog Netlist: Files: umcl18g212d3_1.0/silicon_ensemble/umcl18g212t3_floo Top Cell: Auto Assign ◆ By User: Max Timing Libraries: Min Timing Libraries: Common Timing Libraries: LEF Files: umcl18g212d3_1.0/silicon_ensemble/header_4lm_5.4.lef ur Timing Constraint File: umcl18g212d3_1.0/tlf/umcl18g212t3_tc_180V_25C_4.3_s IO Assignment File: mux_4to1_4bit.io	 LEF Files that must be used are LEF files for standard-cell and IO- pad cells: Standard-cell LEF files: "header_41m_5.4.1ef" "umc118g212t3_5.4.1ef" IO-Pad cell LEF files: "header_41m_5.4.1ef" "umc118g350t3_41m_5.4.1ef" "UMLINE IO PAD)
LEF Files LEF Files Umcl18g212d3_1.0/Inline_IO_Lib/UMCL18G350D3_1.1/silicon_e Add LEF Files Umcl18g212d3_1.0/silicon_ensemble/header_4lm_5.4.lef Umcl18g212d3_1.0/silicon_ensemble/umcl18g212t3_5.4.lef Umcl18g212d3_1.0/Inline_IO_Lib/UMCL18G350D3_1.1/silicon_ensemble/heade Umcl18g212d3_1.0/Inline_IO_Lib/UMCL18G350D3_1.1/silicon_ensemble/heade Umcl18g212d3_1.0/Inline_IO_Lib/UMCL18G350D3_1.1/silicon_ensemble/umcl18 Directories: .	D/Inline_IO_Lib/UMCL18G350D3_1.1/silicon_ensemble/*.lef Files: header_4lm_5.4.lef header_5lm_5.4.lef header_6lm_5.4.lef umcl18g350t3_6lm_5.4.lef umcl18g350t3_6lm_5.4.lef
Qose	MES

Design Import: Timing Constaint & IO Assignment File

Design Import Design Import Basic Advanced	 Timing Constraint File mkdir cad
Verilog Netlist: Files: umcl18g212d3_1.0/silicon_ensemble/umcl18g212t3_floo	• cd cad
Top Cell: 🔷 Auto Assign 🔶 By User: mux_4to1_4bit_PAD	IO Assignment File
Timing Libraries: Max Timing Libraries: Min Timing Libraries: Common Timing Libraries:	 module load cadence/umc_180 Encounter
LEF Files: umcl18g212d3_1.0/silicon_ensemble/header_4lm_5.4.lef ur Timing Constraint File: umcl18g212d3_1.0/tlf/umcl18g212t3_tc_180V_25C_4.3_st Interpretent file: mux_4to1_4bit.io	Give the top cell name (in general, the name must be the same as the top
	module name).
<u>O</u> K <u>S</u> ave <u>L</u> oad <u>C</u> angel <u>H</u> elp	
IO Assignment File	
Directory: /home/faizalas/cad - 1	Timing Constraint File
_classA7B4_even.enc Immesh_classA7B4F1_odd _classA7B4_even_16b.conf Immux_4t01_4BIT-BEHA _classA7B4_even_16b.gds Immux_4t01_4bit.conf _classA7B4F1_odd.conf Immux_4t01_4bit.io _classA7B4F1_odd.conn.rpt Immux_4t01_4bit.io _classA7B4F1_odd.conn.rpt.old Immux_4t01_4BIT.mr File name: Immux_4t01_4bit.io	Directory: momertaizaias/cad/uncit8g212d3_1.0/ut E umcl18g212t3_bc_198V_0C_4.3.tlf E umcl18g E umcl18g212t3_bc_198V_0C_4.3_sample.gcf E umcl18g212t3_bc_198V_m40C_4.3.tlf E umcl18g212t3_bc_198V_m40C_4.3_sample.gcf E umcl18g212t3_tc_180V_25C_4.3.tlf E umcl18g212t3_tc_180V_25C_4.3_sample.gcf File name: umcl18g212t3_tc_180V_25C_
Files of type: All Files (*)	Files of type: All Files (*) <u>Cancel</u>



Basic Advanced	Design Import	×
Delay Calculation GDS ILM IPO/CTS OpenAccess Power RC Extraction RTL SI Analysis Timing Yield	Power Nets: VDD Ground Nets: VSS Rate Scale Factor: 1.0	
<u>0</u> K <u>S</u> ave	Load	<u>H</u> elp

Klik: Advanced Button Klik Power Menu

.

 Give the name for Power Nets and Ground Nets. For Instance, VDD and VSS

MES



Save Design Import Configuration

Design Import	
Basic Advanced	Klik: Save to save your design
	import configuration.
Verilog Netlist: Files: umcl18g212d3_1.0/silicon_ensemble/umcl18g212t3_floo Top Cell: Auto Assign By User: mux_4to1_4bit_PAD	 Save input configuration window appears.
Timing Libraries:	Give file name with
Max Timing Libraries:	* conf extension for
Common Timing Libraries:	example:
LEF Files: umcl18g212d3_1.0/silicon_ensemble/header_4lm_5.4.lef ur	"mux_4to1_4bit_PAD.conf"
Timing Constraint File: umcl18g212d3_1.0/tlf/umcl18g212t3_tc_180V_25C_4.3_st IO Assignment File: mux_4to1_4bit.io	Klik: OK to import the design.
	Save Input Configuration
	Directory: /home/faizalas/cad -
OK Save Load Cancel Help	.abstract CDL .exmp2a08702 cds_vbin adpFlatten CTGEN ams_v3.40 CTLF appOption.dat DB ARCH dci.run1
	File name: mux_4to1_4bit_PAD.conf
	Files of type: Input config files (*.conf*) - Cancel



Specifiy Floorplanning





Power Ring Creation and Route











Special Route: Power Route Again

SRoute _ 🗆 🗙	
Basic Advanced Via Generation	Klik: Route > Special Route, then the Sroute window appears
Net(s): VSS VDD Route Block pins Pad pins Pad rings Standard cell pins Stripes (unconnected) Level shifter pins Net(s): Stripe Layer: M4 — Width: Pitch: Routing Control Layer Change Control Layer Change Control Bottom layer: M1 — Straight connections and allow jogging Straight connections only Same layer routing only 	 Check that the Power and Ground Nets names are appears in the window. Klik: OK
 Prefer straight with layer change Prefer different layer jog Allow layer change Prefer same layer jog Area Draw X1: Y1: Y2: 	
Connect to target inside the area only Delete existing routes Generate progress messages Extra config file:	
<u>O</u> K <u>Apply</u> <u>Defaults</u> <u>Cancel Help</u>	













Verify the Design

Image: Start of the start	<pre>Klik Verify > Verifiy Connectivity, then Klik OK. Klik Verify > Verifiy Metal Density, then Klik OK. Klik Verify > Verifiy Geometry, then Klik OK. </pre> <pre></pre>
Terminal Ele Edit View Terminal Tabs Help ************************************	**************************************
<pre>encounter 1> setMetalFill -layer 1 -windowSize 1000.000 1000.000 -windowStep 50.000 50.000 -min Density 25.000 -maxDensity 80.000 setMetalFill -layer 2 -windowSize 1000.000 1000.000 -windowStep 50.000 50.000 -minDensity 25.00 0 -maxDensity 80.000 setMetalFill -layer 3 -windowSize 1000.000 1000.000 -windowStep 50.000 50.000 -minDensity 25.00 0 -maxDensity 80.000 setMetalFill -layer 4 -windowSize 1000.000 1000.000 -windowStep 50.000 50.000 -minDensity 25.00 0 -maxDensity 80.000 setMetalFill -layer 4 -windowSize 1000.000 1000.000 -windowStep 50.000 50.000 -minDensity 25.00 0 -maxDensity 80.000 setMetalFill -layer 4 -windowSize 1000.000 1000.000 -windowStep 50.000 50.000 -minDensity 25.00 0 -maxDensity 80.000 setMetalFill -layer 4 -windowSize 1000.000 1000.000 -windowStep 50.000 50.000 -minDensity 25.00 setMetalFill -layer 4 -windowSize 1000.000 1000.000 -windowStep 50.000 50.000 -minDensity 25.00 setMetalFill -layer 4 -windowSize 1000.000 1000.000 -windowStep 50.000 50.000 -minDensity 25.00 setMetalFill -layer 4 -windowSize 1000.000 1000.000 -windowStep 50.000 50.000 -minDensity 25.00 setMetalFill -layer 4 -windowSize 1000.000 1000.000 -windowStep 50.000 50.000 -minDensity 25.00 setMetalFill -layer 4 -windowSize 1000.000 1000.000 -windowStep 50.000 50.000 -minDensity 25.00 setMetalFill -layer 4 -windowSize 1000.000 1000.000 -windowStep 50.000 50.000 -minDensity 25.00 setMetalFill -layer 4 -windowSize 1000.000 IOUwindowStep 50.000 50.000 -minDensity 25.00 setMetalFill -layer 4 -windowSize 1000.000 IOUwindowStep 50.000 50.000 -minDensity 25.00 setMetalFill -layer 4 -windowSize 1000.000 IOUwindowStep 50.000 50.000 -minDensity 25.00 setMetalFill -layer 4 -windowSize 1000.000 IOUwindowStep 50.000 50.000 -minDensity 25.00 setMetalFill -layer 4 -windowSize 1000.000 setMetalFill -layer 4 -windowSize 1000.000 IOUwindowStep 50.000 50.000 -minDensity 25.00 setMetalFill -layer 4 -windowSize 1000.000 setMetalFill -layer 4 -windowSize 1000.000 setMetalFill -layer 4 -windowSize 1000.000 setMetalFill -layer 4</pre>	<pre>es property. ************************************</pre>
	**** verify geometry (CPU: 0:00:00.1 MEM: 0.0M) encounter 1>



Save the layout result to GDS file

- Klik: Design > Save > GDS.., then GDS Export window appears.
- Klik the button, then Stream File window appears.
- Select the directory, where you want to save the file.
- Give the file name (*.gds), for example: mux_4to1_4bit.gds
- This file can be exported into Cadence Virtuoso for further editing.

		GDS Exp	oort			
Output Stream File						
Map	Map File streamOut map					
Librar	y Name D	esignLib				
GDS Structure Name mux_4to1_4bit_PA						
	tach Net N	lame				
□ M	erge Strea	m Files 🛛				
🗆 St	ripes		1			
U W	'rite Die Ar	ea as Bound	lary			
	'rite abstra	ct informatio	n for LEF Macr	os		
Units	1000 -					
Mode	Mode ALL -					
<u>0</u>	ĸ	<u>А</u> рріу	<u>C</u> ancel	Help		
				•		
		Stream	File	×		
<u>D</u> irector	y:	/home/faizalas/	/cad/GDSII	- E		
IRR_	_arbiter_4.gd	S 4E1 - adal and a				
∎ mes	E mesh_classA/B4F1_odd.gds					
F	-ile <u>n</u> ame: [r	nux_4to1_4bit		<u>S</u> ave		
Files	of <u>t</u> ype: St	ream Files (*.g	ds*) —	<u>C</u> ancel		

